ONOFF
划词翻译
导航
建议反馈
词典App

基片面积的英文

  • chip area

"查查词典"手机版

千万人都在用的超大词汇词典翻译APP

  • 例句与用法
  • Abstract : constant components and output opened ports in the result of high - level synthesis lead to explicit redundancy in gate - level technology mapping . explicit redundancy can not improve the performance , but increases power consumption , enlarges circuit area and decreases its testability , so it should be removed . this paper proposes a queue loop optimization algorithm to remove explicit redundancy completely which decreases the circuit area and improves the testability
    文摘:高级综合结果中常量元件和输出悬空端口导致门级工艺映射结果中存在显式冗余.显式冗余无助于提高电路性能,反而增加功耗,降低电路的可测试性,使电路面积增大,应予消除.文中提出了显式冗余的队列循环优化算法,完全消除了此类冗余,从而有效地减少了生成电路的基片面积,提高了电路的可测试性
  • 推荐英语阅读
基片面积的英文翻译,基片面积英文怎么说,怎么用英语翻译基片面积,基片面积的英文意思,基片面積的英文基片面积 meaning in English基片面積的英文基片面积怎么读,发音,例句,用法和解释由查查在线词典提供,版权所有违者必究。
Last modified time:Sat, 16 Aug 2025 00:29:56 GMT

说出您的建议或使用心得